收藏本站
Figure 9: True IDE Multi-Word DMA Mode Read/Write waveforms
– DMARQ
– DMACK
Table 24: True IDE Multi-Word DMA Mode Read/Write timing
t 0
t D
t KR
t KW
Parameter
Cycle time (min)
-IORD / -IOWR asserted width (min)
-IORD data access (max)
-IORD data hold (min)
-IORD/-IOWR data setup (min)
-IOWR data hold (min)
DMACK to – IORD/-IOWR setup (min)
-IORD / -IOWR to – DMACK hold (min)
-IORD Low width (min)
-IOWR Low width (min)
-IORD to DMARQ delay (max)
-IOWR to DMARQ delay (max)
CS(1:0) valid to – IORD / -IOWR
CS(1:0) hold
Symbol
(1)
(1)
t E
t F
t G
t H
t I
t J
(1)
(1)
t LR
t LW
t M
t N
Mode 0
(ns)
480
215
150
5
100
20
0
20
50
215
120
40
50
15
1
(ns)
150
80
60
5
30
15
0
5
50
50
40
40
30
10
2
(ns)
120
70
50
5
20
10
0
5
25
25
35
35
25
10
3
(ns)
100
65
50
5
15
5
0
5
25
25
35
35
10
10
4
(ns)
80
55
45
5
10
5
0
5
20
20
35
35
5
10
-DMACK t Z 20 25 25 25 25
1. t 0 is the minimum total cycle time. T D is the minimum command active time. T KR and t KW are the minimum command recovery time
or command inactive time for input and output cycles, respectively. The actual cycle time is the sum of the actual command active
time and the actual command inactive time. The timing requirements of t 0 , t D , t KR , and t KW must be respected. T 0 is higher than t D +
t KR or t D + t KW , for input and output cycles respectively. This means the host can lengthen either t D or t KR /t KW , or both, to ensure
that t 0 is equal to or higher than the value reported in the devices identify device data. A CompactFlash Storage Card
implementation shall support any legal host implementation.
6.5 Ultra DMA Mode
6.5.1 Ultra DMA Overview
Ultra DMA is an optional data transfer protocol used with the READ DMA, and WRITE DMA, commands. When this
protocol is enabled, the Ultra DMA protocol shall be used instead of the Multiword DMA protocol when these
commands are issued by the host. This protocol applies to the Ultra DMA data burst only. When this protocol is
used there are no changes to other elements of the ATA protocol (e.g., Command Block Register access).
Ultra DMA operations can take place in any of the three basic interface modes: PC Card Memory mode, PC Card I/O
mode, and True IDE (the original mode to support UDMA). The usage of signals in each of the modes is shown in
Table 25: Ultra DMA Signal Usage In Each Interface Mode
Swissbit AG
Industriestrasse 4
Swissbit reserves the right to change products or specifications without notice.
Revision: 1.51
CH-9552 Bronschhofen
Switzerland
www.swissbit.com
industrial@swissbit.com
C-300_data_sheet_CF-HxBK_Rev151.doc
Page 27 of 99
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
SFCF64GBH2BU4TO-I-NU-517-STD FLASH SLC UDMA/MDMA/PIO 64GB
SFN08B4702CBQLF7 RES ARRAY 47K OHM 7 RES 8-DFN
SFP1050-12BG FRONT END AC/DC 1050W 12V
SFP450-12BG PWR SUP 450W 12V 36.6A W/STANDBY
SFSD1024N1BN1TO-I-DF-151-STD FLASH MICRO SD CARD IND S-200 1G
SFSD2048L1BN2TO-I-DF-151-STD FLASH SECURE DGTL CARD SD 2G
SFSD4096L1BN2TO-I-Q2-141-STD FLASH SECURE DGTL CARD SDHC 4G
SFSD8192N1BW1MT-E-QG-111-STD FLASH MICRO SD 8GB EXT TEMP
相关代理商/技术参数
SFCF64GBH2BU4TO-C-NU-527-STD 制造商:SWISSBIT 功能描述:CFC C-440 DENSITY COMMERCIAL - Trays 制造商:SWISSBIT NA INC 功能描述:FLASH
SFCF64GBH2BU4TO-I-NU-517-STD 功能描述:FLASH SLC UDMA/MDMA/PIO 64GB RoHS:是 类别:存储卡，模块 >> 存储器，PC 卡 系列:C-440 标准包装:30 系列:- 存储容量:8GB 存储器类型:存储卡 - Extreme III SD?
SFCF64GBH2BU4TO-I-NU-527-STD 制造商:SWISSBIT 功能描述:CFC C-440 DENSITY INDUSTRIAL - Trays 制造商:SWISSBIT NA INC 功能描述:FLASH CARD 64GB IND C-440 制造商:Swissbit 功能描述:Memory Cards 64GB IND COMPACT FLASH SLC NAND C440
SFCF8192H1BO2TO-C-Q1-523-SMA 制造商:SWISSBIT NA INC 功能描述:FLASH
SFCF8192H1BO2TO-C-Q1-533-ZP1 制造商:SWISSBIT NA INC 功能描述:FLASH
SFCF8192H1BO2TO-C-Q1-543-SMA 制造商:SWISSBIT NA INC 功能描述:FLASH
SFCF8192H1BO2TOIQ1523SMA 制造商:Swissbit 功能描述:Flash Card 8G-Byte 3.3V/5V CompactFlash 50-Pin
SFCF8192H1BO2TO-I-Q1-523-SMA 功能描述:FLASH SLC UDMA/MDMA/PIO 8G RoHS:是 类别:存储卡，模块 >> 存储器，PC 卡 系列:C-320 标准包装:30 系列:- 存储容量:8GB 存储器类型:存储卡 - Extreme III SD?